
7-10
SUPERSERVER 7048R-C1RT4+/7048R-C1R4+ User's Manual
Chipset Conguration
Warning! Please set the correct settings for the items below. A wrong conguration
setting may cause the system to become malfunction.
North Bridge
This feature allows the user to congure the settings for the Intel North Bridge.
IIO Conguration
EV DFX (Device Function On-Hide) Features
When this feature is set to Enable, the EV_DFX Lock Bits that are located on a
processor will always remain clear during electric tuning. The options are Dis-
able and Enable.
IIO1 Conguration
IOU2 (II0 PCIe Port 1)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied
by the user. The options are x4x4, x8, and Auto.
II01 PORT 1A Link Speed
This item congures the link speed of a PCI-E port specied by the user. The
options are Gen 1 (Generation 1) (2.5 GT/s), Gen 2 (Generation 2) (5 GT/s),
and Gen 3 (Generation 3) (8 GT/s).
IOU0 (II0 PCIe Port 2)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied
by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.
II01 PORT 2A Link Speed
This item congures the link speed of a PCI-E port specied by the user. The
options are Gen 1 (Generation 1) (2.5 GT/s), Gen 2 (Generation 2) (5 GT/s),
and Gen 3 (Generation 3) (8 GT/s).
IOU1 (II01 PCIe Port 3)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied
by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.
Kommentare zu diesen Handbüchern